

5.5.3 verilog 语言的描述风格

三种描述风格：

行为描述： `always`语句，使用功能描述

数据流描述： `assign`语句，使用布尔代数式描述

结构化描述： 元件例化

5.5.4 基本逻辑电路的Verilog设计

一、组合电路

原则1：在always中用到的所有输入信号都出现在敏感信号列表中；

原则2：电路的真值表必须在代码中完整的反映出来（使用default），否则会生成锁存器；


原则3：使用if · · else · · ，必须完全互斥；

原则4：不能在一个表达式中对某个信号即读又写（不能反馈）；

原则5：不能使用 <= 非阻塞赋值。


1. 三态门及总线缓冲器

```
module tri (din , en , dout ) ;  
  
    input din , en ;  
    output dout ;  
  
    assign dout = en ? din : 1'bz;  
  
endmodule
```



8位数据总线?

```
module tri (din , en , dout ) ;  
  
    input din , en ;  
    output dout ;  
    reg dout ;  
  
    always @ (en , din)  
    begin  
        if ( !en)  
            dout = din ;  
        else  
            dout = 1'bz ;  
        end  
    endmodule
```



2. 3: 8译码器

```
module decode3_8( A , G1, G2 ,G3 , Y );  
input G1, G2, G3;  
input [2:0] A ;  
output [7:0] Y ;  
reg [7:0] Y ;  
reg s;
```

```
always @ ( * )  
begin  
    s = G2 | G3 ;  
    if (G1 == 0 || s == 1)  
        Y = 8'b1111_1111;  
    else  
        begin
```

使能端 if

```
case ( A )
```



```
3'b000: Y = 8'b1111_1110;  
3'b001: Y = 8'b1111_1101;  
3'b010: Y = 8'b1111_1011;  
3'b011: Y = 8'b1111_0111;  
3'b100: Y = 8'b1110_1111;  
3'b101: Y = 8'b1101_1111;  
3'b110: Y = 8'b1011_1111;  
3'b111: Y = 8'b0111_1111;  
default: Y = 8'b1111_1111;
```

```
endcase
```

```
end
```

```
end
```

```
endmodule
```



3. 8-3优先编码器

```
module encode_83( I ,EI ,A, GS ,EO );
```

```
input [7:0] I ;
```

```
input EI ;
```

```
output [2:0] A ;
```

```
output GS , EO ;
```

```
reg [2:0] A ;
```

```
reg GS, EO ;
```

```
always @ ( * )
```

```
begin
```

```
if (EI )
```

```
begin
```

```
A = 3'b111 ;
```

```
GS = 1'b1 ;
```

```
EO = 1'b1 ;
```

```
end
```

```
else if (I[7] == 0)
```

```
begin
```

```
A = 3'b000;
```

```
GS = 1'b0;
```

```
EO = 1'b1 ;
```

```
end
```

```
.....
```

```
else if (I[0] == 0)
```

```
begin
```

```
A = 3'b111;
```

```
GS = 1'b0;
```

```
EO = 1'b1;
```

```
end
```

```
else
```

```
begin
```

```
A = 3'b111;
```


```
GS = 1'b1;
```

```
EO = 1'b0;
```

```
end
```

```
end
```

```
endmodule
```



$\overline{E_i}$	输 入								输 出			
	$\bar{I}_7$	$\bar{I}_6$	$\bar{I}_5$	$\bar{I}_4$	$\bar{I}_3$	$\bar{I}_2$	$\bar{I}_1$	$\bar{I}_0$	$\bar{Y}_2$	$\bar{Y}_1$	$\bar{Y}_0$	$\overline{G_s E_o}$
1	×	×	×	×	×	×	×	×	1	1	1	1 1
0	1	1	1	1	1	1	1	1	1	1	1	1 0
0	0	×	×	×	×	×	×	×	0	0	0	0 1
0	1	0	×	×	×	×	×	×	0	0	1	0 1
0	1	1	0	×	×	×	×	×	0	1	0	0 1
0	1	1	1	0	×	×	×	×	0	1	1	0 1
0	1	1	1	1	0	×	×	×	1	0	0	0 1
0	1	1	1	1	1	0	×	×	1	0	1	0 1
0	1	1	1	1	1	1	0	×	1	1	0	0 1
0	1	1	1	1	1	1	1	0	1	1	1	0 1

4. 七段显示译码器

```
module seg_7( A, seg );
```

```
input [3:0] A ;
```

```
output [6:0] seg ;
```

```
reg [6:0] seg ;
```

```
always @ ( * )
```

```
begin
```

```
case (A)
```

```
4'd0: seg = 7'b111_1110 ;
```

```
4'd1: seg = 7'b011_0000 ;
```

```
4'd2: seg = 7'b110_1101 ;
```

```
4'd3: seg = 7'b011_0000 ;
```

```
4'd4: seg = 7'b011_0011 ;
```

```
4'd5: seg = 7'b101_1011 ;
```

```
4'd6: seg = 7'b101_1111 ;
```

```
4'd7: seg = 7'b111_0000 ;
```

```
4'd8: seg = 7'b111_1111 ;
```

```
4'd9: seg = 7'b111_1011 ;
```

```
default: seg = 7'b000_0001 ;
```

```
endcase
```

```
end
```



```
endmodule
```

A₃
A₂
A₁
A₀

七
段
显
示
译
码
器

a
b
c
d
e
f
g

510Ω × 7






5. 8位奇偶校验位产生电路

```
module odd_che ( bus , check ) ;  
  
input [7:0] bus ;  
output check ;  
  
assign check = ^bus ;  
  
endmodule
```

奇偶？

```
assign check = ~ ^bus ;
```



二、 时序逻辑电路设计

锁存器、寄存器、计数器、分频器、节拍发生器、状态机等。

时钟上升沿:

always @ (posedge clk)

时钟下降沿:

always @ (negedge clk)

原则1： 边沿触发信号,不能在always过程中再次出现;

原则2： 电平触发信号（或异步控制信号），在always过程中必须用if条件语句对敏感信号表中的信号有匹配的表述，明示信号的逻辑行为。

原则3： 同步控制信号，不能出现在敏感信号表中;

原则4： 敏感信号列表中不能同时出现边沿触发和电平触发;

原则5： 异步敏感信号，异步控制信号在敏感信号表里是边沿敏感信号，但电路性能上是电平敏感;

原则6： 尽量采用同步时序。

```

module dff ( clk, d , reset , q, q_not );
input clk, d , reset;
output q , q_not ;
reg qtemp ;

```

```

always @ ( posedge clk )

```

```

begin

```

```

    if ( !reset )
        qtemp <= 1'b0 ;

```

```

    else

```

```

        qtemp <= d ;

```

```

    end

```

```

    assign q = qtemp ;

```

```

    assign q_not = ~qtemp ;

```

```

endmodule


```

先检查同步信号

if ...else 都对应时钟沿


1. 同步复位D触发器(寄存器)

敏感信号表中只有时钟信号
- - 同步复位。



2. 异步复位D触发器

敏感信号表中除时钟外，还有其它信号 - - 异步操作



```
always @ ( posedge clk , negedge reset )  
begin  
    if ( !reset )  
        q <= 1'b0;  
    else  
        q <= din ;  
end
```

- 异步信号必须放在敏感信号表中；
- 必须都是边沿；

先if描述异步

同步、异步区别：敏感信号表

else分支对应时钟沿

3. 带复位的锁存器

```
module latch( en, d , reset ,q );
```

```
input en, d , reset;
```

```
output q ;
```

```
reg q ;
```

```
always @ ( en , d, reset )
```

```
begin
```

```
if ( !reset )
```

```
q <= 1'b0 ;
```

```
else if ( en )
```


```
q <= d ;
```

```
else
```

```
q <= q ;
```

```
end
```

```
endmodule
```



- 锁存器的所有输入都放在敏感信号表中；
- 锁存器敏感信号都是电平。

4. 计数器

例：同步置数(低有效) 的10进制计数器。

```
module count10 ( clk, load , din , q, co );  
input clk , load ;  
input [3:0] din ;  
output [3:0] q ;  
output co ;  
reg [3:0] qtemp ;
```

```
always @ ( posedge clk )
```

```
begin
```

```
if (!load)
```

```
    qtemp <= din;
```

```
else if ( qtemp == 4'd9 )
```

```
    qtemp <= 4'd0 ;
```

```
else
```


```
    qtemp <= qtemp+1'b1 ;
```

```
end
```

```
assign q = qtemp ;
```

```
assign co = (qtemp == 4'd9) ;
```

```
endmodule
```



```
`timescale 1 ns/ 1 ps
module count10 ( clk, load , din , q, co );
input clk , load ;
input [3:0] din ;
output [3:0] q ;
output co ;
reg [3:0] qtemp ;

always @ ( posedge clk )
begin
    if (!load)
        begin
            $display("Running count10 - set number");
            qtemp <= din;
        end
    else if ( qtemp == 4'd9 )
        qtemp <= 4'd0 ;
    else
        qtemp <= qtemp+1'b1 ;
    end

    assign q = qtemp ;
    assign co = (qtemp == 4'd9) ;
endmodule
```

```

module count10_tb();
// constants
// general purpose registers
// reg eachvec;
// test vector input registers
reg CLK;
reg LOAD;
reg [3:0] DIN;

// wires
wire [3:0] Q;
wire CO;

parameter Tburst = 40; // number of clock pulse
parameter tPERIOD = 10;

count10 c10 (
// port map - connection between master ports and
signals/registers
    .clk(CLK),
    .load(LOAD),
    .din(DIN),
    .q(Q),
    .co(CO)
);

```

```

initial
begin
    CLK = 0;

    repeat(Tburst)
    begin
        CLK = #(tPERIOD/2) ~CLK;
    end


    // --> end
    $display("Running count10 - 1st initial");
end

initial
begin
    LOAD = 0;
    DIN = 4'b0000;
    #6 LOAD=1;
    $display("Running count10 - 2nd initial ");
end

endmodule

```

riate va



```
always ( posedge clk )
```

```
begin
```

```
    if ( qtemp == n'dm-1 )
```

```
        qtemp <= n'd0 ;
```



```
    else
```

```
        qtemp <= qtemp+1'b1;
```

```
end
```

```
assign q = qtemp;
```

```
assign c = (qtemp == n'dm-1) ;
```





```
module count10(clk, load , din, q, co );

input clk , load ;
input [3:0] din ;
output [3:0] q ;
output co ;
reg [3:0] q ;
reg co ;

always @ (posedge clk)
    begin
        if (!load)
            q <= din;
```

```
    else if ( q == 4'd9 )
        begin
            q <= 4'd0 ;
            co <= 1'b1 ;
        end
    else
        begin
            q <= q+1'b1 ;
            co <= 1'b0 ;
        end
    end

endmodule
```



```
module count161 ( clk ,EP ,ET, cr , ld , din , qout ,co );
  input clk ,EP ,ET , cr , ld ;
  input [3:0] din;
  output [3:0] qout ;
  output co ;
  reg [3:0] qtemp;

always @(posedge clk , negedge cr )
begin
  if (!cr)
    qtemp <= 4'b0000 ;
  else if ( !ld )
    qtemp <= din ;
  else if ( ET && EP )
    qtemp <= qtemp + 1'b1 ;
  else qtemp <= qtemp ;
end
```

例： 74LS161。

输 入				输 出				CT74LS161					
$\overline{CR}$ $\overline{LD}$	EP	ET	CP	D_3 D_2 D_1 D_0	Q_3 Q_2 Q_1 Q_0	CO							
0	×	×	×	×	×	×	×	0	0	0	0	0	异步置0
1	0	×	×	↑	d_3	d_2	d_1	d_0	d_3	d_2	d_1	d_0	$CO = E_T \cdot Q_3 Q_2 Q_1 Q_0$
1	1	1	1	↑	×	×	×	×	计 数				$CO = Q_3 Q_2 Q_1 Q_0$
1	1	0	×	×	×	×	×	×	保 持				$CO = E_T \cdot Q_3 Q_2 Q_1 Q_0$
1	1	×	0	×	×	×	×	×	保 持				0

```
assign qout = qtemp ;
assign co = ET & (qtemp== 4'd15) ;

endmodule
```

```

module count161_tb();
// constants
// general purpose registers
// reg eachvec;
// test vector input registers
reg CLK ,ep, et , CR , LD ;
reg [3:0] DIN;
wire [3:0] QOUT ;
wire CO;
parameter Tburst = 48; // number of clock pulse
parameter tPERIOD = 10;

count161 c161 (
// port map - connection between master ports and
signals/registers
    .clk(CLK),
    .EP(ep),
    .ET(et),
    .cr(CR),
    .ld(LD),
    .din(DIN),
    .qout(QOUT),
    .co(CO)
);

```

```

initial
begin
    CLK = 0;
    repeat(Tburst)
    begin
        CLK = #(tPERIOD/2) ~CLK;
    end
    // --> end
end

initial
begin
    LD = 0;
    DIN = 4'b0000;
    #6 LD=1;

    #2 ep=1'b1;
    et=1'b1;

    #115 ep=1'b0;
    #20 ep=1'b1;

end
endmodule

```

count161

Project Navigator Hierarchy

Entity:Instance

Cyclone V: 5CGXFC7C7F23C8

count161

Tasks Compilation

Task
Compile Design
Analysis & Synthesis
Fitter (Place & Route)
Assembler (Generate program)
Timing Analysis
EDA Netlist Writer

Type	ID	Message
>		Quartus Prime EDA Netlist Writer was successful. 0
>	293000	Quartus Prime Full Compilation was successful. 0 e
>		Running Quartus Prime Netlist Viewers Preprocess
>		Command: quartus_npp count161 -c count161 --netlis
>	18236	Number of processors has not been specified which
>		Quartus Prime Netlist Viewers Preprocess was succe

```

11 begin
12     if (!cr)
13         qtemp <= 4'b0000 ;
14     else if (!ld)
15         qtemp <= din ;
16     else if (ET && EP)
17         qtemp <= qtemp + 1'b1 ;
18     else qtemp <= qtemp ;
19 end
20
21
22 assign qout = qtemp ;
23 assign co = ET & (qte
24
25 endmodule
26
27
28
29 module count161_tb();
30 // constants
31 // general purpose regi
32 // reg eachvec;
33 // test vector input re
34 reg CLK, ep, et, CR,
35 reg [3:0] DIN;
36 wire [3:0] QOUT ;
37 wire CO;
38
39 parameter Tburst = 48;
40 parameter tPERIOD = 10;
41
42
43


```

RTL Viewer - E:/Quartus_Lite_project/PPT_Examples/verilog-2-examples/counter_LS161/count161 - count161

File Edit View Tools Window Help

Search altera.com

Page: 1 of 1




100% 00:00:02

```

Start time: 23:20:05 on Nov 23, 2024
# vlog -reportprogress 300 -vlog0lcompat -work work "+incdir+E:/Quartus_Lite_project/PPT_Examples/verilog-2-examples/counter_LS161" E:/Quartus_Lite_project/PPT_Examples/verilog-2-examples/counter_LS161/count161.v
# -- Compiling module count161
# -- Compiling module count161_tb
#
# Top level modules:
#     count161_tb
# End time: 23:20:05 on Nov 23, 2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#
# vlog -vlog0lcompat -work work +incdir+E:/Quartus_Lite_project/PPT_Examples/verilog-2-examples/counter_LS161 {E:/Quartus_Lite_project/PPT_Examples/verilog-2-examples/counter_LS161/count161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:20:05 on Nov 23, 2024
# vlog -reportprogress 300 -vlog0lcompat -work work "+incdir+E:/Quartus_Lite_project/PPT_Examples/verilog-2-examples/counter_LS161" E:/Quartus_Lite_project/PPT_Examples/verilog-2-examples/counter_LS161/count161.v
# -- Compiling module count161
# -- Compiling module count161_tb
#
# Top level modules:
#     count161_tb
# End time: 23:20:05 on Nov 23, 2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#
# vsim -t lps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_insim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc" count161_tb
# vsim -t lps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_insim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc" count161_tb
# Start time: 23:20:06 on Nov 23, 2024
# Loading work.count161_tb
# Loading work.count161
#
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running count10 - 2nd initial
# Running count10 - 1st initial

```



例：异步清零的24进制（小时）计数器

与二进制计数器不同，分别做个位、十位计数

```
module count_24 ( clk , clr, s1 , s10, co );
```

```
input clk , clr ;
```

```
output [3:0] s1, s10 ;
```

```
output co ;
```

```
reg [3:0] s1tmp , s10tmp ;
```

```
always @ ( posedge clk , negedge clr )
```

```
begin
```

```
if ( !clr )
```

```
begin
```

```
s1tmp <= 4'd0 ;
```

```
s10tmp <= 4'd0 ;
```

```
end
```

```
else if ( s10tmp == 4'd2 && s1tmp == 4'd3 )
```

```
begin
```

```
s10tmp <= 4'd0 ;
```

```
s1tmp <= 4'd0 ;
```

```
end
```

```
else if ( s1tmp == 4'd9 )
```

```
begin
```

```
s1tmp <= 4'd0 ;
```

```
s10tmp <= s10tmp + 1'd1 ;
```

```
end
```

```
else
```

```
s1tmp <= s1tmp + 1'd1 ;
```

```
end
```

```
assign s1 = s1tmp ;
```

```
assign s10 = s10tmp ;
```

```
assign co = (s10tmp==4'd2) && ( s1tmp==4'd3) ;
```

```
endmodule
```




```

module count( clk , x , y , q , co );
input clk , x , y ;
output [2:0] q;
output co ;
reg [2:0] qtemp , m ;

always @ ( x ,y )      // 组合过程
begin
    case ({x , y} )
        2'b00: m = 3'd3 ;
        2'b01: m = 3'd4 ;
        2'b10: m = 3'd6 ;
        default: m = 3'd7 ;
    endcase
end

```

模可控计数器（由输入x, y控制）
M=3,4,6,7


```

always @ ( posedge clk ) // 时序过程
begin
    if ( qtemp == m-3'd1 )
        qtemp <= 3'd0 ;
    else
        qtemp <= qtemp + 1'd1
    end

    assign q = qtemp ;
    assign co = (qtemp == m-3'd1) ;

endmodule

```



```
`timescale 1ns/1ps
```

```
module count( clk , x , y , q , co );  
input clk , x , y ;  
output [2:0] q;  
output co ;  
reg [2:0] qtemp , m ;
```

```
initial qtemp=3'b0;
```

```
always @ ( x , y )      // 组合过程
```

```
begin
```

```
    $display("case({x,y})" );
```

```
    $display("x,y=%b%b",x,y);
```

```
        case ({x , y} )
```

```
        2'b00: m = 3'd3 ;
```

```
        2'b01: m = 3'd4 ;
```

```
        2'b10: m = 3'd6 ;
```

```
        default: m = 3'd7 ;
```

```
    endcase
```

```
    $display("m=%b",m);
```

```
end
```

```
always @ ( posedge clk )  // 时序过程
```

```
begin
```

```
    $display("in posedge processing");
```

```
    if ( qtemp == m-3'd1 )
```

```
        qtemp <= 3'd0 ;
```

```
    else
```

```
        qtemp <= qtemp + 1'd1;
```

```
    $display("qtemp=%b",qtemp);
```

```
end
```

```
assign q = qtemp ;
```

```
assign co = (qtemp == m-3'd1) ;
```

```
endmodule
```

```

module count_tb();
// constants
// general purpose registers
// reg eachvec;
// test vector input registers
reg CLK,X,Y;

// wires
wire [2:0] Q;
wire CO;

parameter Tburst = 60; // number of clock pulse
parameter tPERIOD = 10;

count c_M (
// port map - connection between master ports and
signals/registers
    .clk(CLK),
    .x(X),
    .y(Y),
    .q(Q),
    .co(CO)
);

```

```

initial
begin
    CLK = 0;
    repeat(Tburst)
    begin
        CLK = #(tPERIOD/2) ~CLK;
    end
    // --> end
end

initial
begin
    X=0;
    Y=0;
    #40 X=0;
    Y=1;
    #60 X=1;
    Y=0;
    #80 X=1;
    Y=1;
end

endmodule

```

Quartus Prime Lite Edition - E:/Quartus_Lite_project/PPT_Examples/verilog-2-examples/count_M/count - count

File Edit View Project Assignments Processing Tools Window Help

count

Project Navigator Hierarchy

Entity: Instance

Cyclone V: 5CGXFC7C7F23C8

count

Tasks Compilation

Task

- Compile Design
- Analysis & Synthesis
- Fitter (Place & Route)
- Assembler (Generate program)
- Timing Analysis
- EDA Netlist Writer

count.v

```
1 timescale 1ns/1ps
2
3 module count( clk , x , y , q , co );
4 input clk , x , y ;
5 output [2:0] q;
6 output co ;
7 reg [2:0] qtemp , m ;
8
9 initial qtemp=3'b0;
10
11 always @ ( x , y ) // 组合过程
12 begin
13     $display("case({x,y})");
14     $display("x,y=%b%b",x,y);
15
16     case ({x , y} )
17         2'b00: m = 3'd3 ;
18         2'b01: m = 3'd4 ;
19         2'b10: m = 3'd6 ;
20         default: m = 3'd7 ;
21     endcase
22
23     $display("m=%b",m);
24 end
25
26 always @ ( posedge clk ) // 时序过程
27 begin
28     $display("in posedge processing");
29
30     if ( qtemp == m-3'd1 )
31         qtemp <= 3'd0 ;
32     else
33         qtemp <= qtemp + 1'd1 ;
```

Compilation Report - count

IP Catalog

Installed IP

- Project Directory
 - No Selection Available
- Library
 - Basic Functions
 - DSP
 - Interface Protocols
 - Memory Interfaces and Controllers
 - Processors and Peripherals
 - University Program
- Search for Partner IP

Messages

Type ID Message

Running Quartus Prime EDA Netlist Writer

Command: quartus_eda --read_settings_files=off --write_settings_files=off count -c count

18236 Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value

204019 Generated file count.vo in folder "E:/Quartus_Lite_project/PPT_Examples/verilog-2-examples/count_M/simulation/modelsim/" for EDA simulation tool

Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning

293000 Quartus Prime Full Compilation was successful. 0 errors, 14 warnings



sim - Default

Objects

Name	Value	Unit	ps
Tburst	Not Logged	Parameter	
tPERIOD	Not Logged	Parameter	
CLK	1	Register	
X	1	Register	
Y	1	Register	
Q	011	Net	
CO	St0	Net	

Wave - Default

Msgs	Value
/count_tb/CLK	1
/count_tb/X	1
/count_tb/Y	1
/count_tb/Q	011
/count_tb/CO	St0

Now: 300 ns
Cursor 1: 299.187 ns

Wave Watch

Transcript

```
#
# vsim -t lps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc" count_tb
# vsim -t lps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc" count_tb
# Start time: 01:53:38 on Nov 24,2024
# Loading work.count_tb
# Loading work.count
#
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# case ({x,y})
# x,y=00
# m=011
# in posedge processing
# qtemp=000
# in posedge processing
# qtemp=001
# in posedge processing
# qtemp=010
# in posedge processing
# qtemp=000
# case ({x,y})
# x,y=01
# m=100
# in posedge processing
# qtemp=001
# in posedge processing
# qtemp=010
# in posedge processing
# qtemp=011
# in posedge processing
# qtemp=000
# in posedge processing
# qtemp=001
# in posedge processing
# qtemp=010
# case ({x,y})
# x,y=10
# m=110
# in posedge processing
# qtemp=011
```

```

module divider ( clk , clkout );
input clk ;
output clkout ;
reg [1:0] count ;
reg clktemp;
always @ ( posedge clk )
begin
    if ( count == 2'd2 )
        count <= 2'd0 ;
    else
        count <= count+2'd1 ;
end

```

```

always @ ( posedge clk )
begin
    if (count == 2'd2 )
        clktemp <= ~clktemp ;
    else
        clktemp <= clktemp;
end



```

```


assign clkout = clkouttemp ;
endmodule


```

5. 设计6分频器，占空比50%



未对count和clktemp赋初值的情况下， count和clktemp的值是x。这样会导致仿真中clkout的值为x





Quartus Prime Lite Edition - E:/Quartus_Lite_project/PPT_Examples/verilog-2-examples/divider_by_6/divider_by_6

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

divider_by_6

Project Navigator Hierarchy

Entity: Instance

Cyclone V: 5CGXFC7C7F23C8

divider_by_6

Compilation Report - divider_by_6

IP Catalog

Installed IP

- Project Directory
 - No Selection Available
- Library
 - Basic Functions
 - DSP
 - Interface Protocols
 - Memory Interfaces and Controllers
 - Processors and Peripherals
 - University Program
- Search for Partner IP

```
1 timescale 1ns/1ps
2
3 module divider_by_6 ( clk , clkout );
4 input clk ;
5 output clkout ;
6 reg [1:0] count ;
7 reg clktemp;
8
9 // 下面的initial语句中对count和clktemp赋初值。
10 // 如果不赋初值的话, count和clktemp的值是x; 会导致仿真中clkout的值为x
11 initial
12 begin
13     count = 2'b0;
14     clktemp = 1'b0;
15 end
16
17 always @ ( posedge clk )
18 begin
19     if ( count == 2'd2 )
20         count <= 2'd0 ;
21     else
22         count <= count+2'd1 ;
23     end
24
25 always @ ( posedge clk )
26 begin
27     if (count == 2'd2 )
28         clktemp <= ~clktemp ;
29     else
30         clktemp <= clktemp;
31     end
32
33 assign clkout = clktemp ;
34 endmodule
35
36 module divider_by_6_tb();
37 // constants
```

Tasks

Compilation

Task

- Compile Design
- Analysis & Synthesis
- Fitter (Place & Route)
- Assembler (Generate program)
- Timing Analysis
- EDA Netlist Writer
- Edit Settings
- Program Device (Open Program)

Find... Find Next

Type ID Message

22036 Successfully launched NativeLink simulation (quartus_sh -t "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl" --rtl_sim "divider_by_6" "divider_by_6")

```

module divider ( clk , clkout );
input clk ;
output clkout ;
reg [2:0] count ;
reg temp1 , temp2;

```

```

always @ ( posedge clk )
begin
    if ( count == 3'd4 )
        count <= 3'd0 ;
    else
        count <= count + 3'd1 ;
end

```

```

always @ ( posedge clk )
begin
    if ( count == 3'd2 )
        temp1 <= 1'b1 ;
    else if ( count == 3'd4 )
        temp1 <= 1'b0 ;
    else temp1 <= temp1 ;
end

```

5. 设计5分频器, 占空比50%

```

always @ ( negedge clk )
begin
    if ( count == 3'd2 )
        temp2 <= 1'b1 ;
    else if ( cout == 3'b4 )
        temp2 <= 1'b0 ;
    else temp2 <= temp2 ;
end

```

```



assign clkout = temp1 | temp2 ;

```

```

endmodule

```



6. 移存型计数器

例：4位环形移位寄存器（左、右移、异步置数1000）

```
module shift ( clk , con , ld , qout );
input clk , con , ld ;
output [3:0] qout ;
reg [3:0] qtemp;

always @ ( posedge clk , negedge rst )
begin
    if ( ! ld)
        qtemp <= 4'b1000 ;
    else if ( con )
        qtemp <= {qtemp[2:0],qtemp[3]} ;    //左移
    else
        qtemp <= {qtemp[0],qtemp[3:1]} ;    // 右移
end

assign qout = qtemp ;


endmodule
```

7. 状态机

1.) 使用两段式描述:

描述时序逻辑 (状态改变)

组合逻辑 (次态、输出)



2) 状态机说明语句: **parameter : 各状态编码**

parameter s0=2'b00 , s1=2'b01, s2=2'b10,s3=2'b11 ;

parameter s0=2'b00 , s1=2'b01, s2=2'b11,s3=2'b10 ;

parameter s0=4'b0001 , s1=2'b0010 ;

parameter s2=4'b0100 , s3=2'b1000 ;

二进制码 (binary)


格雷码 (Gray)

独热码 (one-hot)


(大型)

3) 状态机要复位: 避免进入挂起状态。

4) Moore 型状态机:



5) Mealy 型状态机:



Moore 型状态机的描述

```
module moore ( clk ,x ,reset , y );  
input clk , x , reset ;  
output y ;  
parameter s0=2'b00 , s1=2'b01 , s2=2'b11 ,  
s3=2'b10 ;  
reg [1:0] current_state , next_state ;  
reg y ;
```

```
always @ ( posedge clk , negedge reset ) ;  
//时序逻辑
```

```
begin
```

```
  if ( ! reset )
```


```
    current_state <= s0 ;
```

```
  else
```

```
    current_state <= next_state ;
```

```
end
```

第一进程，完成状态转换，
必须饱含时钟敏感信号



```
always @ (current_state , x ) ;
```

```
// 组合逻辑
```

```
begin
```

```
  case (current_state)
```

```
    s0: begin
```

```
      y = 1'b0 ;
```

```
      if ( x == 1'b0)
```

```
        next_state = s0;
```

```
      else
```

```
        next_state = s1;
```

```
    end
```

```
    s1: begin
```

```
      y = 1'b1 ;
```

```
      next_state = ( x == 1'b0)? s2:s1 ;
```

```
    end
```

第二进程：输出
和状态逻辑
间关系，必须
包含现态、输
入等敏感信号

s2: begin

y = 1'b0 ;

next_state = (x == 1'b0)? s3:s2 ;

end

s3: begin

y = 1'b0 ;

next_state = (x == 1'b0)? s1:s0 ;

end

default: begin

y = 1'b0 ;

next_state = s0;


end

endcase

end

endmodule

摩尔型




Mealy型有限状态机的设计

```
module mealy ( clk ,x ,reset , y , );  
input clk , x , reset;  
output y ;  
parameter s0=2'b00 , s1=2'b01 , s2=2'b11 ,  
s3=2'b10 ;  
reg [1:0] current_state , next_state;  
reg y ;
```

```
always @ ( posedge clk , negedge reset )  
begin  
    if ( ! reset )  
        current_state <= s0 ;  
    else  
        current_state <= next_state ;  
end
```

```
always @ (current_state , x)  
begin  
    case (current_state)  
        s0: begin  
            if ( x == 1'b0 )  
                begin  
                    next_state = s0;  
                    y = 1'b0;  
                end  
            else  
                begin  
                    next_state = s1;  
                    y = 1'b0;  
                end  
        end  
end
```



```

s1: begin
    if ( x == 1'b0 )
        begin
            next_state = s0;
            y = 1'b0;
        end
    else
        begin
            next_state = s2;
            y = 1'b0;
        end
    end
s2: begin
    if ( x == 1'b0 )
        begin
            next_state = s0;
            y = 1'b0;
        end
    else
        begin
            next_state = s3;
            y = 1'b0;
        end
    end
end


```



```

s3: begin
    if ( x == 1'b0 )
        begin
            next_state = s0;
            y = 1'b1;
        end
    else
        begin
            next_state = s3;
            y = 1'b0;
        end
    end
default: begin
    y = 1'b0 ;
    next_state = s0;
end
endcase
end

endmodule

```






5.5.4 verilog的层次化（结构化）设计

在多层次的设计中，高层次的设计模块调用低层次的设计模块，构成模块化的设计。重点描述模块间的连接关系。

子模块名 例化名 （父子模块端口关联表）；



```
AND u1 ( a, b, and_out );  
AND u1 ( .a(a), .b(b), .o(and_out) );
```

子 父

端口列表：位置关联


或 名字关联

被例化元件的来源:


- verilog 设计模块;
- 其它HDL设计实体;
- 厂商提供的工艺库中的元件、IP核。

注意:

- 一个元件是一段结构完整的 module 模块。
- 不能在always语句内部引用子模块。
- 有关模块端口数据类型的规定



一位全加器原理图



```
module h_adder ( a , b, so ,co ); //半加器
input a , b;
output so , co ;

assign so = a ^ b ;
assign co = a & b ;

endmodule
```

```
module or_2 ( a , b, c ); //或门
input a , b;
output c ;


assign c = a | b ;

endmodule
```

```
module adde( ain , bin, cin , sum , cout ); 顶层逻辑
input ain, bin , cin ;
output sum , cout ;
wire d , e , f ;

h_adder u1 ( ain , bin, e, d ); //元件例化
h_adder u2 (.a(e) , .b(cin) , .so(sum) , .co(f )) ;
or_2 u3 ( d , f , cout ) ;

endmodule
```



```

module lampion( clk , clr ,y );
input clk , clr ;
output [7:0] y ;
reg [4:0] count ;
reg [7:0] y ;

always @( posedge clk , negedge clr)
begin
    if ( !clr )
        count <= 5'd0 ;
    else
        count <= count+1'b1 ;
end

always @ ( count )
begin
    case ( count )
        5'd0: y = 8'b0000_0001 ;
        5'd1: y = 8'b0000_0010 ;
    endcase
end

```

8个彩灯，4花样自动切换的彩灯控制器：

第1：从右到左，然后从左到右逐次点亮，再全黑，再全亮；

第2：两边同时亮1个逐次向中间移动再散开；

第3：两边同时亮2个逐次向中间移动再散开；

第4：每三个亮、每四个亮、间隔亮。

共32个种变换，循环往复。

```
5'd2: y = 8'b0000_0100 ;
5'd3: y = 8'b0000_1000 ;
5'd4: y = 8'b0001_0000 ;
5'd5: y = 8'b0010_0000 ;
5'd6: y = 8'b0100_0000 ;
5'd7: y = 8'b1000_0000 ;
5'd8: y = 8'b1000_0000 ;
5'd9: y = 8'b0100_0000 ;
5'd10: y = 8'b0010_0000 ;
5'd11: y = 8'b0001_0000 ;
5'd12: y = 8'b0000_1000 ;
5'd13: y = 8'b0000_0100 ;
5'd14: y = 8'b0000_0010 ;
5'd15: y = 8'b0000_0001 ;
5'd16: y = 8'b0000_0000 ;
5'd17: y = 8'b1111_1111 ;
5'd18: y = 8'b1000_0001 ;
```


```
5'd19: y = 8'b0100_0010 ;
5'd20: y = 8'b0010_0100 ;
5'd21: y = 8'b0001_1000 ;
5'd22: y = 8'b0010_0100 ;
5'd23: y = 8'b0100_0010 ;
5'd24: y = 8'b1000_0001 ;
5'd25: y = 8'b1100_0011 ;
5'd26: y = 8'b0011_1100 ;
5'd27: y = 8'b1100_0011 ;
5'd28: y = 8'b1110_0111 ;
5'd29: y = 8'b0111_1110 ;
5'd30: y = 8'b1111_0000 ;
5'd31: y = 8'b1111_0000 ;
default: y = 8'b0000_0000 ;
    endcase
end
```

```
endmodule
```


序列信号发生器如何实现？
顺序脉冲发生器如何实现？

可编程逻辑器件器件的开发流程

开发工具



三、软件设计流程



四.下载芯片（编程）

